NiSi fully-silicided (FUSI) gate is one of the most promising candidates for metal gate CMOS technology [1] because of its process compatibility and workfunction tunability by predoping [2, 3] . Dopant pileup formed by snowplow effect [4] during silicidation is considered to be the origin of workfunction shift. However, the reported magnitude of the shift was insufficient for CMOS application [5] [6] [7] [8] , and a detail of workfunction shift mechanism is still unclear. In addition, an adhesion issue of doped NiSi film and void formation at the NiSi/SiO 2 interface was pointed out [7] [8] [9] . Research on the other silicides would help better understanding and improving FUSI gate technology.
Introduction
NiSi fully-silicided (FUSI) gate is one of the most promising candidates for metal gate CMOS technology [1] because of its process compatibility and workfunction tunability by predoping [2, 3] . Dopant pileup formed by snowplow effect [4] during silicidation is considered to be the origin of workfunction shift. However, the reported magnitude of the shift was insufficient for CMOS application [5] [6] [7] [8] , and a detail of workfunction shift mechanism is still unclear. In addition, an adhesion issue of doped NiSi film and void formation at the NiSi/SiO 2 interface was pointed out [7] [8] [9] . Research on the other silicides would help better understanding and improving FUSI gate technology.
We have investigated Pd 2 Si FUSI gate MOS structure. Pd 2 Si has higher thermal stability than NiSi [10] , and its lower silicidation temperature provides flexibility for device fabrication process. Residual compressive stress in a Pd 2 Si film is 50 MPa [11] , which is much smaller than NiSi (720 MPa) [12] . These stress values might be related to the volumetric changes due to silicidation. Since the snowplow effect similar to NiSi was reported for Pd 2 Si [4] , workfunction tunability is also expected. In this report, Pd 2 Si FUSI gate formation process and workfunction tuning are described. Fig. 1 shows the fabrication process flow of Pd 2 Si FUSI gate MOS diodes. Since Pd 2 Si is the first phase in a Pd-Si system, one step annealing was performed for silicidation. Three types of heating equipments, lamp heating in a sputtering chamber, hot-plate and RTA were used for silicidation. Fig.  2 shows XTEM (cross-sectional TEM) image of Pd 2 Si FUSI gate formed at 250 °C with lamp heating. Needle-like silicide growth at the surface, formation of mixed silicide phases and void formation at the Pd 2 Si/SiO 2 interface were observed. In the case of hot-plate heating, only the Pd 2 Si phase was formed, which was confirmed by X-ray diffraction [13] . This is attributed to higher ramp-up rate because of large thermal capacity ratio of the hot-plate and a Si substrate. However, the voids at the interface were still formed at 250 °C even with the hot-plate heating especially for the predoped case shown in Fig. 3(a) . This void formation was avoided by raising the silicidation temperature to 300 °C ( Fig. 3(b) ). Similar results were obtained by the RTA silicidation. These results indicate that the ramp-up rate for silicidation annealing as well as the silicidation temperature and the presence of impurities are key factors to control the silicide formation, as illustrated in Fig. 4 . Since an excessive Si diffusion toward the NiSi surface and the resulting void formation have also been found in Sb doped NiSi FUSI gate [14] , the reduction of Si diffusion is a common issue for FUSI gates.
Pd 2 Si FUSI gate Formation

Workfunction Tuning by Impurity Predoping
As shown in Fig. 5 , the workfunction of undoped Pd 2 Si FUSI gate was estimated to be 4.57 eV. Fig. 6 shows C-V characteristics for undoped and P, As, and Sb predoped Pd 2 Si FUSI gate MOS diodes. The positive flatband voltage (V FB ) shifts were obtained with these impurities inspite of n-type dopants. The maximum V FB shift obtained with P was +0.25 V regardless of the implantation dose. No interfacial layer formation was found in the XTEM image as shown in Fig. 7 . From EDX analysis, P signal was detected only in the Pd 2 Si layer in the vicinity of the Pd 2 Si/SiO 2 interface. These results indicate that impurity pileup at the interface is an origin of the workfunction shift, as in the case of NiSi. On the other hand, the V FB shift of -0.30 V was obtained for BF 2 predoped Pd 2 Si, as shown in Fig. 8 . Furthermore, the V FB shift of +0.30 V was obtained with F predoping, despite no shift in NiSi [7, 8] . It is interesting that the Pd 2 Si FUSI gate workfunction shifts by As, P, Sb and BF 2 predoping are all in the opposite direction to the NiSi [5] [6] [7] [8] [9] and PtSi [15] , as summarized in Fig. 9 .
Summary
It has been found that the high ramp-up rate to avoid the silicidation reaction at low temperature is an important factor to control the quality of the silicide layers. The workfunction of undoped Pd 2 Si is 4.57 eV, which can be modulated by impurity predoping of poly-Si. It is noteworthy that the Pd 2 Si workfunction shifts with various impurities are all in the opposite direction to the NiSi case. 
